²ÊµÆ¿ØÖƵÄÉè¼Æ£¨CPLD/FPGA¿Î³ÌÉè¼Æ£©
CPLD/FPGA¿Î³ÌÉè¼Æ
ÏîÄ¿Ãû³Æ רҵ°à¼¶ ѧÉúѧºÅ 2013133043
ѧÉúÐÕÃûÖ¸µ¼½Ìʦ
»ùÓÚFPGAµÄ²ÊµÆ¿ØÖÆ
ÎïÁªÍø¹¤³Ì132°à
2016Äê 6 ÔÂ15 ÈÕ
I
ÎïÁªÍø¹¤³Ì112°à£¬ÐÕÃû Öܺƽܣ¨CPLD/FPGA¿Î³ÌÉè¼Æ£©
Õª Òª
±¾¿Î³ÌÉè¼ÆÌá³ö»ùÓÚFPGAµÄ²ÊµÆ¿ØÖÆÆ÷µÄÉè¼ÆÓë·ÖÎö£¬Éè¼ÆÓÉ·ÖÆµÆ÷Ä£¿é£¬Êý¾ÝÑ¡ÔñÆ÷Ä£¿é£¬²ÊµÆ¿ØÖÆÄ£¿é×é³É£¬»ù±¾ÔÀíÊÇͨ¹ý·ÖƵÆ÷²úÉú²»Í¬ÆµÂÊʱÖÓÐźţ¬±íʾ²ÊµÆÏÔʾµÄ¿ìÂý£¬È»ºóͨ¹ýÊý¾ÝÑ¡ÔñÆ÷½øÐÐÑ¡Ôñ£¬½ø¶øÍ¨¹ý²ÊµÆ»¨ÐÍ¿ØÖÆÆ÷ÏÔʾ²»Í¬ÖÖÀàµÄ²ÊµÆ»¨ÐÍ¡£±¾Éè¼ÆÔËÓÃÔËÓÃVerilog HDLÓïÑÔÔÚModelsimÈí¼þÉϽøÐÐÁËʵÑé³ÌÐòµÄ±àÒëºÍ²¨ÐεķÂÕæ£¬¾ßÓдúÂë¼òµ¥Ò×¶®£¬¹¦ÄÜÒ×ʵÏÖµÄÌØµã£¬Í¨¹ý²»¶ÏµØµ÷ÊԺʹúÂëµÄ¶à´ÎÍêÉÆ£¬×îÖÕʵÏÖÍêÕûµÄ²ÊµÆ¿ØÖÆÆ÷£¬´ïµ½ÁË×ÔÖ÷Éè¼ÆÂß¼µç·µÄˮƽ¡£
¹Ø¼ü´Ê£º²ÊµÆ¿ØÖÆ£» Verilog HDLÓïÑÔ£»ModelsimÈí¼þ
II I
²ÊµÆ¿ØÖƵÄÉè¼Æ£¨CPLD/FPGA¿Î³ÌÉè¼Æ£©
Abstract
The curriculum design is proposed based on FPGA octal lantern controller design and analysis, design by the frequency divider module, data selector module lantern control module, the basic principle is through a frequency divider generated clock signal with different frequency and express the lantern display of speed, then through the data selector, and then through the lantern flower type controller display lights in different kinds of flowers. This design by using Verilog HDL language in the Modelsim software of experimental program compiling and waveform simulation, with easy to understand code, function is easy to realize the characteristics by continuous debugging and code improved several times, and ultimately complete the lantern controller, up to the level of the independent design of logic circuit.
Keywords: The lantern controller£» Verilog HDL language £» The Modelsim software
III